MASSACHUSETTS INSTITUTE OF TECHNOLOGY LINCOLN LABORATORY

LOGICAL DESIGN OF CG24 (A GENERAL-PURPOSE COMPUTER)

G. P. DINNEEN
J. A. DUMANIAN
I. L. LEBOW
I. S. REED
P. B. SEBRING

15 APRIL 1957

TECHNICAL REPORT NO. 139

The research reported in this document was supported jointly by the Department of the Army, the Department of the Navy, and the Department of the Air Force under Air Force Contract No. AF 19(122)-458.

LOGICAL DESIGN OF CG24 (A GENERAL-PURPOSE COMPUTER)

G. P. DINNEEN
J. A. DUMANIAN
I. L. LEBOW
P. B. SEBRING
Group 24

I. S. REED

Group 47

This document has been prepared for internal use only:
It has not been reviewed by Office of Security Review,
Department of Defense, and therefore is not intended
for public release. Further dissemination or reproduction
in whole or in part of the material within this document
shall not be made without the express written approval
of Lincoln Laboratory (Publications Office.)

TECHNICAL REPORT NO. 139

15 APRIL 1957

ABSTRACT

A detailed design is presented for a high-speed general-purpose digital computer. The design considerations are governed by the assumption that implementation of the machine is to be accomplished using only solid state devices. Sections I through V describe the essential characteristics, structure and method of design of the computer. Sections VI through IX discuss its detailed logical structure.

MASSACHUSETTS INSTITUTE OF TECHNOLOGY
LINCOLN LABORATORY LEXINGTON, MASSACHUSETTS

GLOSSARY

The parentheses denote the contents of a register. Thus (A) () represents the contents of A. The square brackets denote a functional dependence upon a [] register. Thus I[A] signifies the instruction part of A. The angle brackets denote a selection of one register out of a <> set of registers depending upon an address register. Thus M<C> signifies the memory register depending upon or as addressed by C. The braces are used for algebraic punctuation wherever { } parentheses, brackets or braces would normally be used. Vertical bars denote a set of configurations of the computer 11 for which some function is true. Thus |a'f21P2 | signifies the set of configurations for which the function a'f21P2 is true. The plus sign has two meanings: (a) When used between Boolean functions it means the "inclusive or" or "join" operation. Thus $\alpha + \beta$ is a function that is true when either α or β (or both) is true. (b) When used between pairs of parentheses it signifies the ordinary addition operation. Thus (A) + (R) represents the arithmetic sum of the contents of the A- and R-registers. The bar denotes the subtraction operation. Thus (A) - (R)represents the arithmetic difference between the contents of the A- and R-registers. The plus sign enclosed by a circle denotes the "exclusive or" \oplus or binary sum operation. Thus $\alpha \oplus \beta$ is a function that is true if α or β (but not both) is true. The double arrow denotes a transfer of information between registers. Thus $(A) \Rightarrow B$ signifies that the contents of A are transferred into B. The prime represents the complement of a Boolean function. Thus α' is the complement of α . A comma between register symbols denotes that the registers are to be considered as a single register ordered as written. Thus A, B is a single register with A to the left of B. The horizontal bar over a symbol in parentheses denotes the $(\overline{})$ "one's complement" of the contents of a register. Thus (A) signifies the "one's complement" of the contents of A.

GLOSSARY (Continued)

- The semicolon followed by a horizontal bar over a symbol signifies the exclusion of the symbol under the bar from the symbol to the left of the semicolon. Thus A; \overline{A}_{O} represents the A-register exclusive of bit \overline{A}_{O} .
- The dot represents binary multiplication. Thus $\alpha \cdot \beta$ is a function that is true if both α and β are true. Usually the dot is omitted entirely and $\alpha \cdot \beta$ appears as $\alpha\beta$.
- Σ The summation sign represents the "inclusive or" or join operation between the functions included under the sum.

Thus
$$\sum_{i=1}^{4} A_i = A_1 + A_2 + A_3 + A_4$$
.

 \oplus Σ The summation sign preceded by the circle sum symbol represents the "exclusive or" operation between the functions in-

cluded under the sum. Thus
$$\bigoplus_{i=1}^{4} A_i \equiv A_1 \oplus A_2 \oplus A_3 \oplus A_4$$
.

 Π The product sign represents the product or "and" operation between the functions included under the product. Thus

$$\prod_{i=1}^{4} A_i \equiv A_1 \cdot A_2 \cdot A_3 \cdot A_4 = A_1 A_2 A_3 A_4.$$

- \widehat{j} The subscript on a register symbol specifies a particular bit of a register. Thus A_3 is bit 3 of the A-register. In the computer 25-bit registers are labeled 0 to 24 from left to right.
- the superscript on a register symbol specifies a particular register or subset of registers from a set of registers having the same symbol. Thus S³ is the third index counter and M⁰ is the first core-memory bank.
- The bit F₁₂ used to designate instruction read-in cycles.

A The accumulator.

 $A_{\mbox{OF}}$ The overflow flip-flop.

Ad[N] The address section (bits 10 to 24) of a register, here N.

B The B-register, an extension of the accumulator.

BB The busy bit controlling terminal equipment.

C^k The memory address registers. When used without superscript, there is implied a parallel transfer into all C-registers.

GLOSSARY (Continued)

Cm	The	control	memory.

D The program counter.

E The one-bit arithmetic register.

 f_{j} The j-th proposition from the F-register.

F The control-memory output register.

G The control-memory address register.

G[F] The address section (bits 1 to 6) of F.

H The input-output register.

HA A front-panel toggle-switch register specifying a halt address.

H[B] Bits 0 to 5 of the B-register.

I[N] The instruction section (bits 4 to 9) of a register, here N.

 J_k The start-stop control flip-flops.

L^k The core-memory input registers.

M, M^k The memory; the k-th memory bank.

n A number when stored in the address part of a word.

N^k The core-memory output registers.

 $O_k[F]$ The nine 3-bit sections of F, $O_4[F]$ to $O_9[F]$ comprising bits

13 to 39.

 P_k The basic timing intervals $P_1 - P_4$.

P_{Ad} The address parity bit.

 $P_{\mbox{\scriptsize RI}}$ The index-instruction parity bit.

Q The start-stop flip-flop.

R An arithmetic register holding operands.

S^K The index counters.

 s_k The computer clock pulses $s_1 - s_4$.

Shl A A register, here A, shifted left by one bit. A zero is inserted

in the rightmost digit unless otherwise specified.

Shr A A register, here A, shifted right by one digit. A zero is in-

serted in the leftmost digit unless otherwise specified.

SW A proposition true if computer operates for one memory cycle

and then halts.

GLOSSARY (Continued)

sw_{H}	A proposition true if computer is to stop at address in HA-register.
$sw_{_{\mathbf{I}}}$	A proposition true if identity alarm is suppressed.

SW_{OF} A proposition true if overflow alarm is suppressed.

A proposition time if computer operates for one order and then halts.

T The counter in control.

U^C A register in display holding a number to be displayed.

U^S A counter in display.

UX The horizontal deflection register in display.

 ${\tt U}^{{\tt Y}}$ The vertical deflection register in display.

V^k The index criterion registers

 W^k The three flip-flop registers in M^2 .

X A memory location.

 \times The multiplication algorithm.

Y A variation of \times .

Z The divide algorithm.

 Z_A, Z_B Variations of Z.

α The addition proposition.

 Γ or $\Gamma[C^2]$ Bits 11 and 12 of C^2 used to address the memory banks and

their associated registers.

λ The control advancing function.

 $\boldsymbol{\Lambda}_{_{\mathbf{Q}\mathbf{I}}}$ A proposition true if a new index and instruction section of a

word is to be written in memory.

 Λ_{Ad} A proposition true if a new address section of a word is to be

written in memory.

 μ A proposition true if (G) = 26 or 27.

 ν A proposition true if (G) = 40, 41, 42, 43, 44 or 45.

 σ The subtraction proposition.

 Σ_{l} , Σ_{r} The shift-left and shift-right operations.

 Φ_n The add-subtract function.

 χ_n The carry functions n = 0, 1...24.

 ψ_{l}, ψ_{r} The cycle-left and cycle-right operations.

LOGICAL DESIGN OF CG24 (A GENERAL-PURPOSE COMPUTER)

I. INTRODUCTION

A logical description of the Group 24 computer (CG24), a high-speedgeneral-purpose digital computer, is presented in this report. The design of the computer has been governed by the following considerations:

- (a) The high-speed storage is to be provided by two coincident-current ferrite-core memory banks each containing 4096 words, 27 bits in length.
- (b) Transistor circuits are to be used throughout, including the memory driver circuits.
- (c) A speed of about 40,000 add-type single-address operations per second is required.

Emphasis was placed on obtaining reliability of operation. With the exception of display, the computer is all solid state. Consequently, the physical size of the machine will be roughly the size of the console of machines of similar speed and capacity (see Fig. 1).

The control of this machine is a fixed-diode memory with a 6-bit memory address register which may be modified conditionally, either by the instruction section of a computer word or for iterative instructions by the address section of the control word. This static memory could be replaced by a dynamic memory with no necessary logical changes in the control. With the present control memory and its associated address and output registers, the creation of new computer instructions is conceptually equivalent to programming where a computer instruction is now replaced by a program of microinstructions.

For real-time data processing, three input buffer registers are provided. Two of these have direct access to the core memory. The necessary computer instructions for reading-in these input words, either one at a time or two at a time, have been provided.

Sections II, III and IV present a general description of the machine and its design techniques. Table I gives a general outline of the computer characteristics, and the remainder of the report discusses the detailed structure of the computer.

II. TERMINOLOGY AND CONVENTIONS

A register, physically, is a set of one or more bistable devices. In this report a register will be designated by an upper case, Roman letter. Parentheses are used to denote the contents of a register. Thus (A) signifies the contents of the A-register. Parts of registers are again registers that are functionally dependent upon the register of which they are a part, as well as upon the meaning to be attached to a particular part of a register. An abbreviation denotes the significance of part of a register and brackets describe the functional dependence upon the entire register. Thus Ad[R] signifies the address part of the R-register. This notation makes it possible to refer to the corresponding sections of several registers. For example Ad[R], Ad[A] and Ad[N] refer to the address parts of the R-, A- and N-registers, respectively. To refer to a register except for one bit, the symbol $[A; \overline{A}_{24}]$ is used, which means the A-register excluding A_{24} .




Fig. 1. Console of CG24.

TABLE I COMPUTER CHARACTERISTICS General System Application - general purpose Timing - synchranous Operation - sequential cancurrent Numerical System Internal number system - binary Binory digits per word - 25 Binory digits per instruction - 25 (includes oddress and index bits) Additional binary digits per word ar instruction for pority check -2Instructions per word - 1 Instructions written now - 38 Arithmetic system - fixed paint Instruction type - one address Number range $-1 \leqslant n \leqslant 1 - 2^{-24}$ Arithmetic Unit 24 μsec (including memory occess) Addition time Multiplication time - 84 µsec (- 84 µsec (Division time - 300 µsec (Squore root time Construction - transistars, crystal diodes Basic pulse repetition rate - 330 kcps Storoge Media - magnetic cores Words - 8192 Access time (to ony word) - 12 µsec **Checking Features** Parity checking for words going into ond out af the memory is made up of two checks, one for instruction and index bits, one for address section.

It is often necessary to use a single symbol to refer to a set of registers, one of which is to be selected on the basis of the contents of another register that addresses the set of registers. To illustrate, the symbol M<C> means the memory register determined by the contents of register C, the memory address register.

Often, two or more registers are treated as a single register. The symbol (A, B) signifies the contents of A- and B-registers in tandem from left to right; furthermore let ((A) + (B), B) represent a tandem register containing the sum of (A) and (B) together with (A) and (B) together with (A) and (B) together with (B) and (B) and (B) together with (B) and (B) and (B) together with (B) and (B) are well as (B) and (B) and (B) and (B) and (B) and (B) and (B) are well as (B) and (B) and (B) and (B) and (B) and (B) are well as (B) and (B) and (B) and (B) and (B) are well as (B) and (B) and

Another convenient symbol is Shr A which denotes a transformed A-register with all digits shifted right by one, with a zero inserted in the leftmost digit unless otherwise specified. Similarly Shl A denotes the A-register with all digits shifted left by one, with a zero inserted into the rightmost digit unless otherwise specified.

The individual bits of a register are designated by the letter denoting the register, together with a subscript referring to the bit in question. The bit numbers run from zero at the left to N-1 at the right where N is the register length (in this case 25). The complement or negation of an individual bit is denoted by the prime. Thus A_0 is the leftmost bit of the A-register and A_0 is its complement.

The complement of a register is denoted as \overline{A} , and defined to be the transform of the register A obtained by complementing or negating each of the bits of the register. Thus $(\overline{A}_i) = (A_i!)$. This is often referred to as the "one's" complement. Hence the following identity holds:

$$(A) + (\overline{A}) = -2^{-(N-1)}$$

where + means the arithmetic sum.

In referring to two-valued functions of the machine, we employ the notation of Boolean algebra summarized below:

<u>α</u>	<u>B</u>	$\alpha + \beta$	$\alpha\beta$	α 🕀 β	<u>α'</u>
0	0	0	0	0	1
0	1	1	0	1	1
1	0	1	0	1	0
1	1	1	1	n	0

where α and β represent two-valued functions. The function α or β indicated by $\alpha+\beta$ is true if and only if α or β (or both) is true. The function α and β indicated by $\alpha\beta$ is true if and only if both α and β are true. The function α "exclusive or" β indicated by $\alpha \oplus \beta$ is true if and only if either α or β (but not both) is true. α' is true if and only if α is false. The "exclusive or" function may be expressed as $\alpha \oplus \beta = \alpha\beta' + \alpha'\beta$ in terms of the "and", "or" and prime operations.

In referring to arithmetic operations between registers we use conventional notation. Thus (A) + (R) symbolizes the sum of the contents of the A- and R-registers and (A) - (R) represents the difference. There should be no confusion due to the use of the + to represent both the sum of the contents of two registers and the "inclusive or" operation between two-valued functions.

For the most part, the functions of the machine are described in terms of elementary operations between various registers. Basically, these operations are all transfers. We use the double arrow \Rightarrow to represent the transfer operation. Thus (A) \Rightarrow B means that the contents of

the A-register are transferred into the B-register. Implied in this notation is $(A_n) \Rightarrow B_n$, or the contents of the n-th bit of A is transferred into the n-th bit of B. Similarly, $(A) \Rightarrow$ Shl B implies that $(A_{n+1}) \Rightarrow B_n$, n = 0,1...N-1 and $0 \Rightarrow B_{24}$.

Conditional transfers are symbolized by defining Boolean functions specifying conditions. Suppose that λ is a two-valued function of one or more flip-flops of the computer, then $\lambda(F) + \lambda^{\iota}(G) \Rightarrow G$ means that if λ is one (true) the contents of F are transferred to G, or if λ is zero (false) the contents of G are transferred to G or G remains unchanged.

In referring to the operations between registers, we shall always define a time interval between clock pulses during which the operations take place. One way of defining a time interval between two specific successive clock pulses is by a Boolean function σ which is "one" during this particular time interval and "zero" at all other times. Since the function σ is generated within the machine, it is a function of the contents of the various registers of the machine. This means that intervals of time for which σ = 1 are determined by sets of configurations of the machine.

Let the set of configurations of the machine for $\sigma = 1$ be denoted by $|\sigma|$. Then the symbolism $|\sigma|:(A)+(R) \Rightarrow A$ means that at the end of the time interval between successive clock pulses for which $\sigma = 1$, the sum of the contents of A and R at the beginning of the interval is transferred into A. For further remarks on the above nomenclature, see the references given in the footnotes below.

III. STRUCTURE OF THE COMPUTER

Figure 2 shows a block diagram of the computer. For the purposes of this description we have divided the computer into five large blocks: (1) the memory and its associated registers, (2) the program registers, (3) the arithmetic registers, (4) the control and (5) terminal equipment.

A. Memory

The memory of the computer consists of two coincident-current ferrite-core banks each containing 2^{12} registers, 27 bits in length, and a third memory bank containing 18 front-panel toggle-switch registers, 76 plug-board registers, and three flip-flop registers, each 25 bits long. The two extra bits in the core-memory registers are used for parity checking. We label the two core memories M^0 and M^1 and the noncore memory, M^2 . Each of the core memories M^j (j=0,1) has associated with it an output register N^j , an input register L^j and an address register C^j containing 12 bits. The noncore memory M^2 has an address register C^2 containing 14 bits. Input and output buffer registers are unnecessary for the noncore memory.

When any register, say N^1 , contains a number, the left-hand bit N_0^1 stores the sign bit and the rest of the register stores the number with the binary point always located between N_0^1 and N_1^1 . Negative numbers are stored as the "two's" complement of the corresponding positive numbers. That is, to obtain the negative of a number we complement every bit of the number

^{*}I.S. Reed, Technicol Memorandum-23, Lincoln Laboratory, M.I.T. (19 January 1953).

^{† 1.}S. Reed, Group Report 312-2, Lincoln Laboratory, M.I.T. (January 1956).




Fig. 2. Block diagram of CG24.

and add "1" to the least significant bit. Thus if a number is stored in N^1 such that $(N_k^1) = \alpha_{k'}$, then

 $\alpha = (-1) \alpha_{0} + \sum_{k=1}^{24} \alpha_{k} 2^{-k}$,

 $\alpha_k = 0 \text{ or 1, } k = 0,1...24.$

When any register, say N^2 , contains an instruction, the index code is stored in the first four bits $N_0^2 - N_3^2$ labeled $B[N^2]$, the binary code for the instruction is stored in the next six bits $N_4^2 - N_9^2$ labeled $I[N^2]$, and the address is stored in the last fifteen bits $N_{10}^2 - N_{24}^2$ labeled $Ad[N^2]$. $BI[N^j]$ denotes the tandem register $B[N^j]$, $I[N^j]$.

Because of physical considerations it is desirable for each core memory to be operative at all times, whether or not the rest of the computer is using the information. Thus when a 15-bit memory address is specified, the 12 least significant bits are transferred into each of the memory address registers $C^j(j=0,1,2)$, while bits 11 and 12 go into C^2 and bit 10 is reserved as a spare. We label bits 11 and 12 of C^2 , $\Gamma[C^2]$ or more simply Γ . It is the state of Γ which determines which of the three memory banks is being referred to. We use the symbol N< Γ > to specify which memory output register will be used by the computer at a given time. By definition,

$$(\Gamma) = 0 \qquad N < \Gamma > = N^0$$

$$(\Gamma) = 1$$
 $N < \Gamma > = N^{1}$

$$(\Gamma) = 2 \qquad N < \Gamma > = M^2 < C^2 >$$

Corresponding definitions apply to L< Γ >.

B. The Program Registers

The program register block of Fig. 2 contains the program counter D, a 25-bit register, the last 14 bits of which keep track of the address of the succeeding instruction and the index registers V^j and S^j , j=A,B.. E, which are used for indexing iterative programs. Each pair of registers V^j and S^j is addressed by the index portion of an instruction. Thus the symbol $V<B[N^1]>$ means the V-register depending upon the index part of register N^1 . The V-registers are called index-criterion registers. They store the number of times a program is to be iterated. We call the S-registers, index counters. They are used to count the number of times the program has currently been iterated.

C. The Arithmetic Registers

The arithmetic section consists of three 25-bit registers, A, B and R, and a 1-bit register, E. The A-register is the accumulator which is used to store partial arithmetic results. The B-register may be regarded as an extension of the accumulator. The two registers together form a 50-bit shift register. For example, the 49-bit product, resulting from the multiplication of two 25-bit numbers (24 bits plus sign), appears in the accumulator plus bits 0 to 23 of the B-register. The R-register is used mostly to store operands, i.e., the addend, multiplicand, divisor, etc. Numbers entering the arithmetic section from memory always transfer into the R-register according to the command $(N < \Gamma >) \Rightarrow R$. All arithmetic operations are done between

1	ΓAΒL	E II	
LIST	OF	ORD	ERS

	Orders	Operation Time (12-µsec units)	Orders	Operatian Time (12-µsec units)
1	Add X	2	22 Stare X	2
2	Subtract X	2	23 Replace address X	2
3	Clear and add X	2	24 Transfer X	1
4	Clear and subtract X	2	25 Transfer an negative X	2
5	Multiply nonroundoff X	7	26 Transfer on index X	2
6	Multiply raundaff X	7	27 Index n	2
7	Multiply shift X	7	30 Return fram X	2
10	Divide X	7	31 Halt	2
11	Square raat	25	32 Clear B	2
12	Subtract magnitudes X	2	33 Stare one X	2
13	Extract X	2	34 Store both X	3
14	Identify X	3	35 Shift and add X	2
15	Shift left n	$\left[\frac{n+7}{4}\right]$	36 Transfer on busy bit X37 Transfer on overflow X	2 2
16	Shift right n	$\left[\frac{n+7}{4}\right]$	40 Display X 41 Display ward X	*
1 <i>7</i>	Cycle left n	$\left[\frac{n+7}{4}\right]$	42 Index camera 43 Read-in	*
20	Cycle right n	$\left[\frac{n+7}{4}\right]$	44 Punch 45 Print	*
21	Scale factor X	4 to 8	77 Exchange X	2

R and A. Thus between R and A is an adder-subtractor network.

Communication between the computer and terminal equipment such as tape reader and Flexowriter is accomplished by a 6-bit register H feeding into the B-register. The 1-bit register E is used for the multiplication and division algorithms.

D. Control

Each order of the computer takes one or more memory cycles for execution. The subinstructions or microinstructions that occur during each memory cycle are coded and stored in a set of registers called the control memory Cm. The 6-bit instruction code from an order in the main memory is transferred to a 6-bit control register G that addresses the control memory. We thus refer to the control memory as Cm<G>. The F-register is the output buffer register of Cm<G>. The word length of Cm<G> and F is 39 bits.

The first six bits G[F] specify the address in Cm<G> of the control word for the succeeding memory cycle. The next six bits are used individually to specify the most widely used sub-instructions (microinstructions) or groups of subinstructions. The other 27 bits are arranged in nine groups of three each $O_1[F] - O_9[F)$, each group specifying up to seven microinstructions.

Some orders, like multiplication, call for the repetition of a single memory cycle several times. To accomplish this, the register T is provided, which counts the number of times a control word is repeated. A function of T is used to "stick" the control on a single control-memory word.

Also in the control section are the start-stop flip-flop Q, the alarm flip-flops and several additional flip-flops associated with the start-stop control circuitry.

E. Terminal Equipment

Program input to the computer is from a photoelectric punched paper tape reader (PETR) via the in-out buffer register H.

Data may be supplied to the computer through the three flip-flop registers W^0 , W^1 and W^2 that are part of M^2 . Provision is also made to transfer the contents of W^1 and W^2 directly into the core memory.

Output from the computer is obtained from a Flexowriter, again via H, and from two display oscilloscopes fed directly from the arithmetic registers. One display scope has a camera for recording results; the other is for the use of the operator. The scopes may be used to display either points or octal representations of computer words.

IV. TABULATION OF MACHINE ORDERS

Thirty-eight orders have been designed for the computer. Most of these are the usual arithmetic and logical orders found in computers such as Whirlwind I. In addition, the orders "store one X" and "store both X" provide the mechanism for direct storage of real-time data into the high-speed memory.

The orders with their code numbers and execution times are presented in Table II.

V. DESCRIPTION OF MACHINE ORDERS

A. Basic Timing

The computer timing is based upon that of the core-memory cycle, i.e., all of the basic microoperations occur at 3- μ sec intervals, corresponding roughly to the memory subintervals shown in Fig. 3. In reference to the memory cycle, zero time is defined by the read clock. The other clocks, i.e., write, and the post-write disturbs occur at 3.5, 6 and 9 μ sec, respectively. A memory pulse occurring 2.5 μ sec after the read clock serves as the basic timing pulse for the computer. We label this pulse s₁. Pulses s₂, s₃ and s₄ are generated 3, 6 and 9 μ sec from s₁, thus defining the four pulse intervals P₁ through P₄ as shown in Fig. 3.




Fig. 3. Computer timing.

A timing function σ as defined in Sec. II is described by specifying a proposition f_j from the control output register, together with a timing proposition P_k . In addition, it is convenient to treat one bit of the F-register separately. This bit, designated "a", specifies whether or not the state represents a memory cycle during which an instruction is being read out of memory. If a=1, an instruction is being read out; if a=0, no instruction is being read out. An instruction is always read out of memory during the last memory cycle of the preceding order. This overlap feature shortens some orders by $12\mu sec$. Therefore, the timing function σ may be represented by $a^tf_jP_k$ during all memory cycles, except the final one of each order which is labeled af_jP_k .

B. Description of Transfers Common to All Cycles

The following sequence of microinstructions occurs during every memory cycle. The states are labeled simply $f_i P_k$.

$$\begin{split} \left| f_{\mathbf{k}} \mathbf{P}_{\mathbf{1}} \right| &: (\mathbf{M}^{\mathbf{j}} < \mathbf{C} >) \Rightarrow \mathbf{N}^{\mathbf{j}}, \quad \mathbf{j} = 0, \mathbf{1} \\ & \mathbf{P}_{\mathbf{2}} \right| &: \Lambda_{\mathbf{BI}}^{\mathbf{j}'} (\mathbf{BI}[\mathbf{N}^{\mathbf{j}}]) + \Lambda_{\mathbf{BI}}^{\mathbf{j}} (\mathbf{BI}[\mathbf{L}^{\mathbf{j}}]) \Rightarrow \mathbf{BI}[\mathbf{M}^{\mathbf{j}} < \mathbf{C} >] \\ & \Lambda_{\mathbf{Ad}}^{\mathbf{j}'} (\mathbf{Ad}[\mathbf{N}^{\mathbf{j}}]) + \Lambda_{\mathbf{Ad}}^{\mathbf{j}} (\mathbf{Ad}[\mathbf{L}^{\mathbf{j}}]) \Rightarrow \mathbf{Ad}[\mathbf{M}^{\mathbf{j}} < \mathbf{C} >] \end{split}$$

$$\begin{split} a(I[N<\Gamma>]) + a'\{\lambda \left(G[F]\right) + \lambda'(G)\} &\Rightarrow G \\ \lambda &= \left\{ (T) = 0, 1, 2, 3 \right\} + \left\{ (G[F]) = 64, 65 \right\} \left\{ A_0' \sum_{i=1}^4 A_i + A_0 \sum_{i=1}^4 A_i' \right\} \\ P_3 \mid : \\ P_4 \mid : (Cm < G>) \Rightarrow F \\ \left\{ (\Gamma) = 0, 1 \right\} \left\{ \bigoplus_{i=0}^9 N_i < \Gamma> \bigoplus_{P_{BI}} [N < \Gamma>] \Rightarrow \bigcap_{P_{BI}} A_i + A_0 \sum_{i=1}^4 A_i' \right\} \\ \bigoplus_{i=1}^{24} N_i < \Gamma> \bigoplus_{i=1}^4 N_i < \Gamma> \bigoplus_{P_{Ad}} A_i + A_0 \sum_{i=1}^4 A_i' \right\} \\ \bigoplus_{i=1}^4 P_{Ad} \left[N < \Gamma> \right] \Rightarrow \bigcap_{P_{Ad}} A_i + A_0 \sum_{i=1}^4 A_i' \right\} \\ p_{Ad} \left[N < \Gamma > \right] \Rightarrow \bigcap_{P_{Ad}} A_i + A_0 \sum_{i=1}^4 A_i' \right\} \\ p_{Ad} \left[N < \Gamma> \right] \Rightarrow \bigcap_{P_{Ad}} A_i + A_0 \sum_{i=1}^4 A_i' \right\} \\ p_{Ad} \left[N < \Gamma> \right] \Rightarrow \bigcap_{P_{Ad}} A_i + A_0 \sum_{i=1}^4 A_i' \right\} \\ p_{Ad} \left[N < \Gamma> \right] \Rightarrow \bigcap_{P_{Ad}} A_i' + A_0 \sum_{i=1}^4 A_i' \right\} \\ p_{Ad} \left[N < \Gamma> \right] \Rightarrow \bigcap_{P_{Ad}} A_i' + A_0 \sum_{i=1}^4 A_i' \right\} \\ p_{Ad} \left[N < \Gamma> \right] \Rightarrow \bigcap_{P_{Ad}} A_i' + A_0 \sum_{i=1}^4 A_i' \right\}$$

The statement at P_1 and the first two at P_2 refer to the core memories alone. By the end of the P_1 interval each core-memory register as determined by its address register is read, the number from each appearing in its output register. The P_2 interval represents the write period of the memories. Either the old word in N or a new word in L or part of each is written back into each memory, depending upon the functions Λ_{BI} and Λ_{Ad} . The first statement at P_2 says, therefore, that if Λ_{BI} = 0, the instruction and index section of N are written into memory and if Λ_{BI} = 1, the corresponding sections of L are written into memory. The second statement refers to the address portion of the word.

The third statement at P_2 refers to control. If a=1, the computer is in a memory cycle in which a new instruction is being accepted. Thus the instruction portion of N is transferred into the control address register G. If a=0, either the contents of the address section of F,G[F], are transferred to G or G remains the same, depending upon the control-advancing function λ . We shall explain the makeup of λ later. As was explained in Sec.III, G[F] contains the address of the control memory word for the next memory cycle of the current order.

At P_4 the control word is transferred from memory into F in preparation for the next memory cycle. Also the parity of the word read out of memory is checked and if an error has been made, the start-stop flip-flop Q is set, turning off the machine, and the appropriate alarm is given. For checking parity, the word is broken into two sections, 10 and 15 bits in length, respectively. The parity bit for the first 10 bits is labeled $P_{BI}[N]$ and that for the last 15 bits, $P_{Ad}[N]$. P_{BI} of the word is by definition the sum modulo 2 of the first 10 bits of the word when it was inserted in memory. Thus if the sum modulo 2 of digits 0 to 9 plus P_{BI} is one when the word is read out, then a single error (or more exactly an odd number of errors) was made. The same holds true for the address section of the word.

The final statements at P_4 are concerned with orders involving asynchronous terminal equipment. These transfers will be discussed later in this section.

C. Instruction Read-In Cycles

The above transfers take place during every memory cycle. We next consider the additional transfers which occur during all cycles during which instructions are taken from memory.

Depending upon the particular instruction, the address part of the instruction contains either an address X, a number n or "nothing".

On Instruction Read-In Cycles (a = 1)

$$\begin{split} \left| \operatorname{af}_{j} P_{1} \right| &: (C^{2}) \Rightarrow D \\ P_{2} \right| &: (D) + 1 \Rightarrow D \\ P_{3} \right| &: \left\{ (G) = 37 \right\}^{\intercal} \operatorname{SW}_{OF}^{\intercal} \left\{ (A_{OF}) \Rightarrow \operatorname{OF}_{Q} \operatorname{alarm} \operatorname{FF} \right\} , \left\{ (G) = 37 \right\}^{\intercal} \left\{ 0 \Rightarrow A_{OF} \right\} \\ P_{4} \right| &: \mu(\operatorname{Ad}[\mathbb{N} < \Gamma >]) + \mu^{\intercal} \left\{ (\operatorname{Ad}[\mathbb{N} < \Gamma >]) + (\operatorname{S} < \mathbb{B}[\mathbb{N} < \Gamma >] >) \right\} \Rightarrow \frac{C}{T} \\ \mu^{\intercal}(\mathbb{R}) + \mu(\mathbb{N} < \Gamma >) \Rightarrow \mathbb{R} \quad , \quad 0 \Rightarrow \mathbb{E} \\ \mu &= \left\{ (G) = 26, 27 \right\} \end{split}$$

During P_4 the contents of C^2 are transferred to D and at P_2 , D is counted up by one. At the beginning of the P_4 interval, the number in the memory address register C^2 is the address at which the current instruction is stored. This is transferred to the program counter D and the address number is increased by one in preparation for the next instruction. It will be recalled from Sec.III that each memory bank has associated with it its own address register; C^0 and C^1 going with the core-memory banks have 12 bits, while C^2 has the full 14 bits.

The transfers during P_3 refer to the overflow alarm. The proposition $\{(G) = 37\}$ refers to the order "transfer on overflow". SW_{OF} is a proposition stating that the overflow alarm is suppressed and A_{OF} is the overflow flip-flop. An overflow occurring in a previous order will have caused A_{OF} to be set to "one". The first transfer says, therefore, that if the current order is anything but "transfer on overflow" and if the alarm is not suppressed, the computer is halted and the alarm is given. The second transfer states that A_{OF} is cleared if the order is not "transfer on overflow".

The first statement at P_4 interprets the proper information to be transferred into the memory address register in preparation for the next memory cycle. The function μ is true if and only if the instruction in question is either "index" or "transfer on index". Thus if the instruction is one of the two above or if it is any other instruction that is not being indexed, the address part of the word from memory is transferred into C. If an indexed instruction is referred to, then the sum of the contents of the selected index counter and the address part of the word from memory is transferred into C. If the instruction is unindexed or $(B[N<\Gamma>]) = 0$, then $(S<B[N<\Gamma>]>)$ is defined to be zero so that the address of the instruction is left unmodified. The scheme just outlined makes it possible to employ the same word structure for indexed instructions as well as for the orders "index" and "transfer on index". It is evident that only for the case of indexed instructions do we want to modify the address that is transferred into memory address register C.

In the transfer described above we describe inputs to register C with no superscript. We shall use this same notation below. The notation implies a parallel transfer into all three address registers, C^0 , C^1 and C^2 . At this point it should be emphasized that the timing notation means that by the end of the interval in question, the stated transfers shall be completed. It

does not specify precisely when during the interval the actual clocking takes place. Practically speaking, all the transfers into registers other than those associated with the core memories occur at the pulse times s_i . Thus, with reference to Fig. 3, the transfer $|a^if_jP_4|:(A)\Rightarrow B$ occurs with clock pulse s_4 . But in the case of the transfer into the memory address registers, described above as occurring in the P_4 interval, it is only the transfer into C^2 which occurs on the clock s_4 . The transfers into the core address registers C^0 and C^1 occur midway between s_3 and s_4 . This is a constraint imposed by hardware considerations of the memory. But the statement of the transfer is still accurate within the definition of the timing proposition.

The same number transferred into C is also placed in T. This is in reference to the shift and cycle orders and will be described below.

The second transfer occurring at P_4 of instruction read-in cycles states that for the orders "index" and "transfer on index" the memory word just obtained is placed in R. Otherwise R remains unchanged. Also at P_4 the 1-bit E-register is cleared.

D. Specific Operations

We shall now consider the operations peculiar to each machine order. We emphasize that the operations that follow occur <u>in addition</u> to the ones already described in this section.

01 Add X

$$\begin{split} \mid \mathbf{a}^{\mathsf{I}} \mathbf{f}_{1} \mathbf{P}_{1} \mid : & 0 \Rightarrow \mathbf{T} \\ & \mathbf{P}_{2} \mid : (\mathbf{N} < \mathbf{\Gamma} >) \Rightarrow \mathbf{R} \\ & \mathbf{P}_{3} \mid : \\ & \mathbf{P}_{4} \mid : (\mathbf{D}) \Rightarrow \mathbf{C} \; ; \; (\mathbf{A}) + (\mathbf{R}) \Rightarrow \mathbf{A} \; ; \\ & \chi_{o} \mathbf{A}_{o}^{\mathsf{I}} \mathbf{R}_{o}^{\mathsf{I}} + \chi_{o}^{\mathsf{I}} \mathbf{A}_{o} \mathbf{R}_{o} \Rightarrow \mathbf{A}_{OF} \\ & \underline{00} \\ \mid & \mathbf{af}_{2} \mathbf{P}_{1} \mid : \\ & \downarrow \\ & \mathbf{P}_{4} \mid : \end{split}$$

The addition order adds the contents of memory register X to those of the accumulator, the result appearing in A. It takes two memory cycles (24µsec). During the first memory cycle, labeled by the octal instruction code 01 (binary 000001) the actual addition takes place. During the second memory cycle labeled 00, nothing occurs other than obtaining the next instruction. The first cycle is therefore labeled with a' and the second with a.

During the P_1 interval of the first cycle, the T-register is cleared. This must be done to make the advancing function λ true, thus insuring that at P_2 , (G[F]) is transferred to G. During this cycle G[F] must evidently be 00, since the next memory cycle is labeled 00. Also during P_1 the contents of the selected memory register are transferred into the memory output register and

during P_2 this number is transferred into R. During P_4 , the actual addition occurs. The final statement at P_4 is the overflow condition. The function χ_n is defined as the carry into the n-th bit of the sum. Thus if $A_n[\tau]$ is the state of A_n after the addition, then

$$A_n[\tau] = A_n \oplus R_n \oplus \chi_n$$

and

$$\chi_{n-1} = \chi_n (A_n + R_n) + A_n R_n$$

$$\chi_{24} = 0 . (1)$$

The overflow statement says, therefore, that if both (A) and (R) are initially positive, then a carry into the sign bit specifies an overflow, or if both (A) and (R) are negative, then the absence of a carry into the sign bit specifies an overflow.

It may be well to mention at this point that, in general,

$$A_n[\tau] = A_n \oplus \Phi_n \oplus \chi_n$$

and

$$\chi_{n-1} = \chi_n (A_n + \Phi_n) + A_n \Phi_n \qquad (2)$$

where Φ_n is defined by

$$\Phi_{n} = \alpha R_{n} + \sigma R_{n}^{\dagger}$$

and

$$\chi_{24} = \sigma \quad . \tag{3}$$

The functions α and σ are propositions denoting addition and subtraction, respectively. Thus if α = 1 (addition), Φ_n = R_n . χ_{24} = 0 and Eqs.(2) are the same as Eqs.(1).

During the P₄ interval the contents of D (the address of the next instruction) are transferred into the memory address registers in preparation for the next cycle, during which time the next instruction is obtained.

02 Subtract X

$$\begin{split} |\operatorname{a'f}_3 P_4| &: 0 \Rightarrow T \\ P_2| &: (\operatorname{N} < \Gamma >) \Rightarrow R \\ P_3| &: \\ P_4| &: (\operatorname{D}) \Rightarrow \operatorname{C} \; ; \; (\operatorname{A}) - (\operatorname{R}) \Rightarrow \operatorname{A} \\ \chi_o \operatorname{A'_o} \operatorname{R_o} + \chi_o' \operatorname{A_o} \operatorname{R'_o} \Rightarrow \operatorname{A_{OF}} \\ & \underline{00} \\ |\operatorname{af}_2 P_4| &: \\ & \underline{} \\ \end{split}$$

In the subtraction order the number in memory register X is subtracted from the number in A, the result appearing in A. This order is essentially the same as addition, except the arithmetic operation subtraction is performed. In Eqs.(2) σ = 1, α = 0. Thus in Eqs.(3), Φ_n = R_n^i and χ_{24} = 1. The overflow condition is the same as that in addition with R_0 replaced by R_0^i .

03 Clear and Add X

The clear and add order transfers the contents of memory register X into A. It is identical to addition with the A-register cleared during P_4 .

04 Clear and Subtract X

The clear and subtract order transfers the negative of the number in the memory register X into A. It is identical to subtraction with A cleared during $P_{\mathbf{1}}$.

05 Multiply Nonroundoff X

$$|a^{i}f_{6}P_{1}|: 0 \Rightarrow T; 0 \Rightarrow A; (A) \Rightarrow B$$

$$P_{2}|: (N < T >) \Rightarrow R$$

$$P_{3}|: \times$$

$$P_{4}|: \times; (D) \Rightarrow C; 2^{4}_{octal} \Rightarrow T$$

$$\frac{50}{9}$$

$$|a^{i}f_{7}P_{4}|: \times; \{(T) \neq 0\} \{(T) - 1 \Rightarrow T\}$$

$$P_{2}|: " "$$

$$P_{3}|: " "$$

$$P_{4}|: " "$$

$$\frac{51}{9}$$

$$|af_{8}P_{1}|: \times P_{2}|: \times P_{3}|: Y, (R_{0}) \Rightarrow E$$

$$P_{4}|: A_{0}B_{24}E \{1 \Rightarrow M^{-D} \text{ alarm } FF\}$$

$$\times: \{B_{24} \oplus E\}^{i}\{A, B, E) \Rightarrow Shr A, B, E; (A_{0}) \Rightarrow A_{0}\}$$

$$+ B_{24}E^{i}\{((A) - (R), B, E) \Rightarrow Shr A, B, E; (A_{0}) + (R_{0}) \Rightarrow A_{0}\}$$

$$Y: \{B_{24} \oplus E\}^{i}\{(A, B, E) \Rightarrow A, B, E\}$$

$$+ B_{24}E^{i}\{((A) - (R), B, E) \Rightarrow A, B, E\}$$

$$+ B_{24}E^{i}\{((A) - (R), B, E) \Rightarrow A, B, E\}$$

$$+ B_{24}E^{i}\{((A) - (R), B, E) \Rightarrow A, B, E\}$$

$$+ B_{24}E^{i}\{((A) - (R), B, E) \Rightarrow A, B, E\}$$

In this order the number in memory register X is multiplied by the number in the A-register, the 49-bit product (48 bits plus sign) appearing in A and bits 0 to 23 of B. The time for this order is 7 memory cycles or $84\mu sec$. During the operation, the A-, B- and E-registers are treated as a single 51-bit shift register.

Initially the multiplier in A is transferred into B, and A is cleared. E was cleared during the previous "a" cycle. The multiplicand is held in R. The algorithm represented by \times is performed 24 times and a variation of the algorithm Y is done once. The number 24 octal (or 20 decimal) is inserted in T. This is done to make the advancing function λ false during the next

memory cycle. During this next cycle \times is performed 4 times and each time T is counted down by one. Thus the cycle 50 is performed 5 times. At the end of P_4 of the fifth time T has been counted down to 3, λ becomes true, and memory cycle 51, the last cycle, is performed. This cycle is designated by "a", hence the next instruction is interpreted during this cycle.

The algorithm states that if B_{24} and E are alike, the 51-bit register A, B, E is shifted right by one bit, the sign of A being preserved. If B_{24} = 1 and E = 0, the number in R is subtracted from that in A; this difference, together with B and E, is shifted right by one bit and the sign bit of the difference is preserved in A_0 . If B_{24} = 0 and E = 1, the same occurs with a sum between R and A. The last time, the same occurs with no shifting.

The final transfer states that if both the multiplier and multiplicand are negative and the product is negative, the computer is halted and the multiply-divide alarm is given. This condition will occur only if the multiplier and multiplicand are both -1 (1.000...0). The algorithm gives as a product for this case the number -1, since +1 is not representable in the number system used.

06 Multiply and Roundoff X

This order is performed in the same way as nonroundoff multiply. The 24-bit (plus sign) roundedoff result is obtained during P_4 of the final cycle by adding 1 to A if the product is positive and if the digit in B_0 is "one". A negative product is automatically rounded off. Finally the B-register is cleared.

07 Multiply and Shift X

This order is to be used only when it is known ahead of time that all of the significant bits of the product lie in the B-register, i.e., in the 24 least significant bits. During the final pulse interval, these 24 bits are transferred into A while B is cleared.

IO DIVIGE II

 $|a'f_{10}P_1|:0 \Rightarrow T$

$$\begin{split} P_2 &|: (\mathbb{N} < \Gamma >) \Rightarrow \mathbb{R} \;;\; 0 \Rightarrow \mathbb{B} \;;\; (\mathbb{A}_0) \Rightarrow \mathbb{E} \\ P_3 &|: \mathbb{Z}_A \\ P_4 &|: (\mathbb{D}) \Rightarrow \mathbb{C} \;;\; 24_{\text{octal}} \Rightarrow \mathbb{T} \;;\; \mathbb{Z} \\ &\left\{ \mathbb{E} \oplus \left(\mathbb{B}_{24} + \mathbb{R}_0 \prod_{i=0}^{24} \mathbb{A}_i^i \right) \right\}^i \Rightarrow \mathop{\mathbb{Q}}_{M-D \text{ alarm FF}} \\ &\frac{52}{\mathbb{M}} \\ &| \mathbb{A}^i \mathbb{E}_{11} \mathbb{P}_1 |: \mathbb{Z} \;;\; \{ (\mathbb{T}) \neq 0 \} \; \{ (\mathbb{T}) - 1 \Rightarrow \mathbb{T} \} \\ &| \mathbb{P}_2 |: \mathbb{I} \\ &| \mathbb{P}_3 |: \mathbb{I} \\ &| \mathbb{P}_4 |: \mathbb{I} \\ &| \mathbb{P}_4 |: \mathbb{I} \\ &| \mathbb{P}_2 |: \mathbb{Z} \\ &| \mathbb{P}_2 |: \mathbb{Z} \\ &| \mathbb{P}_3 |: \mathbb{Z}_B \;;\; (\mathbb{B}_n) \Rightarrow \mathbb{A}_{n-1} \;;\; 0 \Rightarrow [\mathbb{R}; \overline{\mathbb{R}}_{24}] \;;\; (\mathbb{R}_0) \Rightarrow \mathbb{R}_{24} \\ &| \mathbb{R}^i_{24} (\overline{\mathbb{A}}) + \mathbb{R}_{24} \{ (\mathbb{A}) + (\mathbb{R}) \} \Rightarrow \mathbb{A} \;;\; 0 \Rightarrow \mathbb{B} \end{split}$$

$$\begin{split} & Z_{A}: \left\{A_{o} \oplus R_{o}\right\} \, \left(B, (A) + (R)\right) + \left\{A_{o} \oplus R_{o}\right\}' \, \left(B, (A) - (R)\right) \Rightarrow \operatorname{Shl} B, A \\ & Z: \left\{B_{24} \oplus R_{o}\right\} \, \left(B, (A) + (R)\right) + \left\{B_{24} \oplus R_{o}\right\}' \left(B, (A) - (R)\right) \Rightarrow \operatorname{Shl} B, A \\ & Z_{B}: \left\{B_{24} \oplus R_{o}\right\} \, \left\{(A) + (R)\right\}_{0} + \left\{B_{24} \oplus R_{o}\right\}' \left\{(A) - (R)\right\}_{0} \Rightarrow A_{24} \end{split}$$

In the divide order, the number in A is divided by the number in register X. The divisor is stored in R and the quotient finally appears in A with B cleared.

During the operation A and B are used as a 50-bit shift register B, A. The algorithm is described by the statements Z_A , Z and Z_B , the first and last applied once and the second 23 times. Initially B is cleared, then Z_A is performed during P_3 of the first cycle. If the signs of the dividend and divisor are different (alike), the number in R is added to (subtracted from) that in A, the result being shifted left by one digit and B shifted left accordingly. At this point a check is made to determine if the dividend and divisor are such that the quotient is a representable number in the machine. The criterion for this is

signs alike
$$|R| > |A|$$
signs different $|R| \geqslant |A|$

If this criterion is not met, the machine is stopped and the multiply-divide alarm is activated.

The statement Z is then performed 23 times. During P_3 of the last cycle, the 24 digits already computed are transferred into A and the final digit is computed by Z_B and inserted in A_{24} . It will be noted that the calculation in Z_B is the same as that in Z, except that only the sign bit of the result is used. At this point R is cleared and the sign bit of R is inserted in R_{24} . During P_4 the quotient is obtained by complementing the number in A if the sign of the divisor is positive or by adding 1 into the least significant bit of A if the sign of the divisor is negative.

$$|a|f_{38}P_{1}|: 0 \Rightarrow T, 0 \Rightarrow A, (A_{0}) \Rightarrow \underset{square-root \ alarm \ FF}{Q}$$

$$(A_{n}) \Rightarrow B_{n-1}, 0 \Rightarrow B_{24}$$

$$P_{2}|: (A, B) \Rightarrow Shl A, B, 0 \Rightarrow R$$

$$P_{3}|: (A, B) \Rightarrow Shl A, B, \{A_{24} + B_{0}\} \ 1 \Rightarrow R_{24}$$

$$P_{4}|: (D) \Rightarrow C, 0 \Rightarrow D; D_{24}, (R_{24}) \Rightarrow D_{24}$$

$$((A) - (R), B) \Rightarrow Shl A, B, 32_{octal} \Rightarrow T$$

$$\frac{55}{2}$$

$$|a|f_{39}P_{1}|: (A, B) \Rightarrow Shl A, B, (D_{n}) \Rightarrow R_{n-2}, 1 \Rightarrow R_{24}, (T) - 1 \Rightarrow T$$

$$P_{2}|: (A) - (R) \Rightarrow A$$

$$P_{3}|: (D) \Rightarrow Shl D, (A_{0}') \Rightarrow D_{24}, A_{0}((A) + (R), B) + A_{0}'(A, B) \Rightarrow Shl A, B$$

$$P_{4}|:$$

 $|\mathbf{a}^{\mathsf{i}}\mathbf{f}_{41}\mathbf{P}_{1}|:(\mathbf{D}_{n})\Rightarrow\mathbf{B}_{n-1},\ 0\Rightarrow\mathbf{A}$ $|\mathbf{P}_{2}|:$ $|\mathbf{P}_{3}|:$ $|\mathbf{P}_{4}|:(\mathbf{B}_{n})\Rightarrow\mathbf{A}_{n+1},\ (\mathbf{A}_{0})\Rightarrow\mathbf{A}_{0},\ 0\Rightarrow\mathbf{B}$

In this order the number in A is replaced by its positive square root. We employ the conventional algorithm where the number is examined two digits at a time. At each step the partial result is doubled then shifted left and, together with a trial number inserted in its least significant place, forms a trial divisor. This becomes particularly simple in binary arithmetic since the trial number can only be "1". We store the number at first in B and shift it left into A, two bits at a time. The partial result is stored in D and the trial divisor is held in R.

During the a'f $_{38}$ P $_4$ interval, A_{1-24} is transferred to B_{0-23} , A is cleared and B_{24} is cleared. If the number is negative, an alarm is displayed and the computer is stopped. During P_2 and P_3 , two shifts are made placing the two most significant bits in A_{23} and A_{24} . During P_2 , R is cleared and in P_3 a "1" is placed in R_{24} , if either of the first two digits is a "1". In this case the first bit of the result is a "1" and this is inserted in D_{24} during P_4 . Also during P_4 , the rest of D is cleared, the first subtraction of R from A occurs and the result is shifted left by one bit. The next cycle is to be performed 23 times, hence 26 decimal (32 octal) is placed in T.

In the next memory cycle during P_4 , another shift occurs leaving the second pair of digits in A_{23} and A_{24} . The number in D (the partial result) is transferred to R but shifted left by 2 bits and the trial number 1 is inserted in R_{24} . During $a^lf_{39}P_2$ the trial divisor in R is subtracted from A. If the difference is positive, the next digit in the result is a "1" and this is inserted in D_{24} ; the rest of D is shifted left by one. Also the A- and B-registers are shifted by one. If the result of the subtraction is negative, the next digit in the result is "0". Also the accumulator must be corrected by adding R to A and shifting. This cycle occurs 23 times. At the end of the 23rd time, a 24-digit result appears in $D_4 - D_{24}$.

During the final cycle, this result is transferred to A via B. The result is accurate to at least one part in 2^{22} .

12 Subtract Magnitudes X

$$\begin{aligned} |\mathbf{a}^{\mathsf{I}}\mathbf{f}_{13}\mathbf{P}_{1}| &: 0 \Rightarrow \mathbf{T} \; ; \; (\mathbf{A}) \Rightarrow \mathbf{B} \\ \mathbf{P}_{2}| &: (\mathbf{N} < \Gamma >) \Rightarrow \mathbf{R} \\ \mathbf{P}_{3}| &: \{\mathbf{A}_{0} \oplus \mathbf{R}_{0}\}^{\mathsf{I}} \; \{(\mathbf{A}) - (\mathbf{R}) \Rightarrow \mathbf{A}\} \\ &+ \{\mathbf{A}_{0} \oplus \mathbf{R}_{0}\} \; \{(\mathbf{A}) + (\mathbf{R}) \Rightarrow \mathbf{A}\} \\ \mathbf{P}_{4}| &: \mathbf{B}_{0}(\overline{\mathbf{A}}) + \mathbf{B}_{0}^{\mathsf{I}}(\mathbf{A}) \Rightarrow \mathbf{A} \; ; \; (\mathbf{D}) \Rightarrow \mathbf{C} \end{aligned}$$

54

$$\begin{aligned} \left| \text{ af}_{14} P_{1} \right| : \\ P_{2} \right| : \\ P_{3} \right| : 0 \Rightarrow \left[\text{R}; \overline{\text{R}}_{24} \right]; \ \left(\text{B}_{o} \right) \Rightarrow \text{R}_{24} \\ P_{4} \right| : \left(\text{A} \right) + \left(\text{R} \right) \Rightarrow \text{A}; \\ \chi_{o} A_{o}^{\dagger} R_{o}^{\dagger} + \chi_{o}^{\dagger} A_{o} R_{o} \Rightarrow \text{A}_{OF} \end{aligned}$$

In this order, the magnitude of the number in memory register X is subtracted from the magnitude of the number in A, the result appears in A and the original contents of A are preserved in B. During the first cycle, if the two numbers have the same sign, a subtraction is performed. If the signs are different, an addition is performed, the result inserted in A. If the original number in A was positive, the desired result is obtained. However, if the original number in A was negative, then the negative of the desired result is in A, and hence the number in A is negated during the final memory cycle.

13 Extract X

$$\begin{aligned} |\mathbf{a}^{\mathsf{f}}_{\mathbf{15}} \mathbf{P}_{\mathbf{1}}| &: 0 \Rightarrow \mathbf{T} \\ \mathbf{P}_{\mathbf{2}}| &: (\mathbf{N} < \mathbf{\Gamma} >) \Rightarrow \mathbf{R} \\ \mathbf{P}_{\mathbf{3}}| &: (\mathbf{A}_{\mathbf{k}} \mathbf{R}_{\mathbf{k}}) \Rightarrow \mathbf{A}_{\mathbf{k}} \quad \mathbf{k} = 0, 1 \dots 24 \\ \mathbf{P}_{\mathbf{4}}| &: (\mathbf{D}) \Rightarrow \mathbf{C} \\ & |\mathbf{af}_{\mathbf{2}} \mathbf{P}_{\mathbf{1}}| &: \\ & \downarrow \\ \mathbf{P}_{\mathbf{4}}| &: \end{aligned}$$

In this order, the logical product of the number in X and that in A is taken, and the result is placed in A.

14 Identify X

$$\begin{aligned} |\mathbf{a}^{\mathsf{i}}\mathbf{f}_{\mathbf{1}6}\mathbf{P}_{\mathbf{1}}| &: 0 \Rightarrow \mathbf{T} \\ \mathbf{P}_{\mathbf{2}}| &: (\mathbf{N} < \mathbf{\Gamma} >) \Rightarrow \mathbf{R} \\ \mathbf{P}_{\mathbf{3}}| &: (\mathbf{A}) - (\mathbf{R}) \Rightarrow \mathbf{A} \\ \mathbf{P}_{\mathbf{4}}| &: \left\{ \begin{smallmatrix} 24 \\ \Pi \\ 0 \end{smallmatrix} \mathbf{A}_{\mathbf{i}}^{\mathsf{i}} \right\} (\mathbf{D}) + \left\{ \begin{smallmatrix} 24 \\ \Pi \\ 0 \end{smallmatrix} \mathbf{A}_{\mathbf{i}}^{\mathsf{i}} \right\}^{\mathsf{i}} \left\{ (\mathbf{D}) + \mathbf{1} \right\} \Rightarrow \mathbf{D} \\ \mathbf{SW}_{\mathbf{I}}^{\mathsf{i}} \left\{ \prod \mathbf{A}_{\mathbf{i}}^{\mathsf{i}} \right\}^{\mathsf{i}} \mathbf{1} \Rightarrow \mathop{\mathbf{Q}}_{\mathbf{D} \text{ alarm FF}} \end{aligned}$$

 $\begin{array}{c|c} |a^{i}f_{35}P_{1}|: & & \\ P_{2}|: & & \\ P_{3}|: & & \\ P_{4}|: (D) \Rightarrow C & & \\ |af_{2}P_{1}|: & & \\ & & \\ P_{4}|: & & \end{array}$

In this order the number in X is subtracted from that in A. If the result is zero, the program proceeds in sequence. Otherwise the program counter D is advanced by one. Thus if there is no identity and the identify alarm is suppressed, the program jumps one order. If the alarm is not suppressed the computer is halted and the alarm is activated.

$$|\mathbf{a}^{\mathsf{15} \, \mathsf{Shift} \, \mathsf{Left} \, \mathsf{n}}} | \mathbf{a}^{\mathsf{15} \, \mathsf{N}} | \mathbf{a}^{\mathsf{15} \, \mathsf{N}}} | \mathbf{a}^{\mathsf$$

The shift-left order shifts the contents of the A- and B-registers in regular shift-register fashion, one shift per subinterval. The sign of A is preserved. The number of shifts n is transferred to T during the instruction read-in cycle and during cycle 15, T is counted down as each shift occurs. When the count reaches zero, no more shifting takes place. This cycle is used repetitively until T reaches zero. The control "advancing" function operates so as to continue shifting until total shifting requirements can be fulfilled in the current memory cycle, then the succeeding cycle is allowed to come up. If a significant digit is shifted out, the overflow flipflop is set.

16 Shift Right n

$$\Sigma_r : (A, B) \Rightarrow Shr A, B ; (A_0) \Rightarrow A_0$$

Shift right operates in the right direction in the same way that shift left does in the left direction. The sign of A is preserved.

17 Cycle Left n

$$|\mathbf{a}^{\mathsf{I}}\mathbf{f}_{19}\mathbf{P}_{1}|: \{(\mathbf{T}) \neq 0\} \{(\mathbf{T}) - \mathbf{1} \Rightarrow \mathbf{T} ; \psi_{1}\}$$

$$|\mathbf{P}_{2}|: \qquad "$$

$$|\mathbf{P}_{3}|: \qquad "$$

$$|\mathbf{P}_{4}|: \qquad " \qquad ; (\mathbf{D}) \Rightarrow \mathbf{C}$$

$$|\mathbf{a}\mathbf{f}_{2}\mathbf{P}_{1}|: \qquad \downarrow$$

$$|\mathbf{P}_{4}|: \qquad \psi_{1}: (\mathbf{A}, \mathbf{B}) \Rightarrow \mathbf{Shl} \mathbf{A}, \mathbf{B} ; (\mathbf{A}_{0}) \Rightarrow \mathbf{B}_{24}$$

Cycle left is a closed-loop shift-register operation. As in the case of shift left, shift right and cycle right, the T-counter becomes preset to the desired number of shifts. In cycle left, the contents of A_4 are transferred into A_0 and A_0 is shifted into B_{24} .

20 Cycle Right n

 $\begin{array}{c} \underline{00} \\ \text{af}_2 P_4 \mid : \\ \downarrow \\ P_4 \mid : \\ \psi_r : (A, B) \Rightarrow \text{Shr A, B }; \ (B_{24}) \Rightarrow A_o \end{array}$

Cycle right is the closed loop shifting right of the contents of the A- and B-registers.

21 Scale Factor X

In the scale-factor order, the number in A, B is shifted left until the first "one" ("zero") for positive (negative) numbers appears in A_4 . The number of shifts required is tabulated and then

stored in the address part of memory register X. The D-register is used to count the shifts. The second term in the expression for λ (see operations for all memory cycles) is used here to repeat cycle 64, except for the special case where the A- and B-registers initially contain 0. Here the first term in the expression for λ causes the advance from 64 to 65 and the number 63 octal (51 decimal) is stored in register X. The original contents of D are stored temporarily in R during the shifting.

$$|\mathbf{a}^{\mathsf{I}}\mathbf{f}_{24}\mathbf{P}_{1}|:0\Rightarrow \mathbf{T};(\mathbf{A})\Rightarrow \mathbf{L}^{\mathsf{k}};\;\Lambda_{\mathsf{BI}}^{\mathsf{c}}\langle\Gamma\rangle,\;\Lambda_{\mathsf{Ad}}^{\mathsf{c}}\langle\Gamma\rangle$$

$$\oplus\sum_{0}^{9}\mathbf{A}_{i}\Rightarrow\mathbf{P}_{\mathsf{BI}}[\mathbf{L}^{\mathsf{k}}]:\oplus\sum_{i=10}^{24}\mathbf{A}_{i}\Rightarrow\mathbf{P}_{\mathsf{Ad}}[\mathbf{L}^{\mathsf{k}}]\quad,\quad\mathbf{k}=0,1$$

$$|\mathbf{P}_{2}|:\Lambda_{\mathsf{BI}}^{\mathsf{c}}\langle\Gamma\rangle,\;\Lambda_{\mathsf{Ad}}^{\mathsf{c}}\langle\Gamma\rangle$$

$$|\mathbf{P}_{3}|:\\|\mathbf{P}_{4}|:(\mathbf{D})\Rightarrow\mathbf{C}$$

$$|\mathbf{a}\mathbf{f}_{2}\mathbf{P}_{1}|:\\|\mathbf{P}_{4}|:$$

The contents of the A-register are transferred to memory register X via the memory input register L, designated by Γ . The function Λ is made true, causing new information to be written into memory. The parity bits are calculated and are stored along with the contents of the A-register.

$$|a|f_{25}P_{1}|: 0 \Rightarrow T, (A) \Rightarrow L^{k} \qquad k = 0, 1$$

$$|A_{Ad} < \Gamma > ; \bigoplus_{10}^{24} A_{i} = [P_{Ad}L^{k}]$$

$$|P_{2} : A_{Ad} < \Gamma > P_{3} :$$

$$|P_{4} : (D) \Rightarrow C$$

$$|af_{2}P_{1}|:$$

$$|P_{3} := P_{4} : P$$

Replace address stores the address section of the A-register in register X. The instruction section of X in this order remains unchanged. Only the address parity bit is recalculated.

24 Transfer X

$$|\operatorname{af}_{26}P_1|:(D) \Longrightarrow \operatorname{Ad}[R]$$

$$|P_2|:|P_3|:|P_4|:|P_4|:|P_5|$$

This order is an unconditional transfer of control to the register X. It may be used in conjunction with the return from order, and at $f_{26}P_1$ time, the address of the next order is stored in the address section of the R-register. The return from order then picks up this address and stores it at the returning point.

25 Transfer on Negative X

$$\begin{array}{c|c} \mid a^{i}f_{27}P_{1} \mid : 0 \Rightarrow T \\ & P_{2} \mid : \\ & P_{3} \mid : \\ & P_{4} \mid : A_{0}^{i}\{(D) \Rightarrow C\} + A_{0}^{i}\{(D) \Rightarrow Ad[R]\} \\ & 00 \\ & \mid af_{2}P_{1} \mid : \\ & \downarrow \\ & P_{4} \mid : \end{array}$$

This order is a conditional transfer. If the number in the A-register is positive, the program continues in order. If the number is negative, the transfer to the point designated by transfer order is performed while the advance location D is stored in the address section of R for use with the return-from order.

26 Transfer on Index X

This order is a conditional transfer which transfers to a point within an index loop whenever a particular referenced index counter S has not reached a count equal to that which is stored in an index criterion register V, which is the mate of the S under reference. Provision is made to index by either one or two. Bits 1 to 3 are used to determine the proper pair of index registers. If the sign bit (bit 0) contains a "1", then the selected S-register is counted up by one. If the sign bit contains a "0", then S is counted up by two. It will be recalled that during the instruction read-in cycle, the instruction is transferred into R in preparation for this operation. When the counts become equal, the transfer action is stopped and the computer goes on to the next order. A transfer-on-index order must always be preceded, although not immediately, in the program by an index order.

$$|\mathbf{a}^{\mathsf{i}}\mathbf{f}_{30}\mathbf{P}_{1}|:0\Rightarrow\mathbf{T}\;;\;(\mathrm{Ad}[\mathbf{R}])\Rightarrow\mathbf{V}<\mathbf{B}[\mathbf{R}]>$$

$$0\Rightarrow\mathbf{S}<\mathbf{B}[\mathbf{R}]>$$

$$\mathbf{P}_{2}|:$$

$$\mathbf{P}_{3}|:$$

$$\mathbf{P}_{4}|:(\mathbf{D})\Rightarrow\mathbf{C}$$

$$|\mathbf{a}\mathbf{f}_{2}\mathbf{P}_{1}|:$$

$$\mathbf{P}_{4}|:$$

The index order is useful for the repetitive use of a simple subroutine, and for the repetitive use of a subroutine that has monotonically increasing register locations. When the index order is introduced in the program, a particular pair of index registers is prescribed, as well as the number of cyclings requested in the index loop. In the index-order operation, the address section of R, which is holding the number of cyclings requested, is transferred to the particular index criterion register selected by the index bit number that is located in the index section of the R-register. At the same time the index counter S, selected by the index bit number, is reset to zero.

30 Return from X

$$\begin{split} \left| \mathbf{a}^{!}\mathbf{f}_{29}\mathbf{P}_{1} \right| &: 0 \Rightarrow \mathbf{T} : (\mathrm{Ad}[\mathbf{R}]) \Rightarrow \mathrm{Ad}[\mathbf{L}^{k}] \quad , \quad \mathbf{k} = 0, 1 \\ & \quad \Lambda_{\mathrm{Ad}} < \Gamma > ; \ \oplus \sum_{10}^{24} \mathbf{R}_{i} \Rightarrow \mathbf{P}_{\mathrm{Ad}}[\mathbf{L}^{k}] \\ & \quad \mathbf{P}_{2} \mid : \Lambda_{\mathrm{Ad}} < \Gamma > \\ & \quad \mathbf{P}_{3} \mid : \\ & \quad \mathbf{P}_{4} \mid : (\mathbf{D}) \Rightarrow \mathbf{C} \end{split}$$

This is the introductory order of a subroutine. It must be immediately preceded by a transfer order in the main program which stores the location of the succeeding order of the main program in R. The address X is that of the final instruction of the subroutine (a transfer order). Thus the return-from order replaces the address of the final transfer order of the subroutine with the address of the instruction in the main program to which the subroutine returns.

31 Halt

$$\begin{array}{c} |\operatorname{a^{i}f}_{31}P_{1}|:0\Rightarrow T\\ &P_{2}|:\\ &P_{3}|:\\ &P_{4}|:(D)\Rightarrow C:1\Rightarrow Q\\ &|\operatorname{af}_{2}P_{1}|:\\ &\downarrow\\ &P_{4}|:\end{array}$$

The halt order is used at the end of the program and in interior check points of the program. After $f_{34}P_4$ time the Q flip-flop is placed in the "1" state stopping the machine.

32 Clear B

$$a^{1}f_{36}P_{1}|:0 \Rightarrow T$$

$$P_{2}|:0 \Rightarrow B; (A_{0}) \Rightarrow E$$

$$P_{3}|:$$

$$P_{4}|:(D) \Rightarrow C$$

$$af_{2}P_{1}|:$$

$$P_{4}|:$$

The clear-B order clears the B-register during the P₂ interval. The sign of A is transferred to the E-register only because this operation was used in conjunction with the clearing of the B-register in previous orders.

33 Store One X

$$\begin{split} |\operatorname{a'f}_{47} \operatorname{P}_{1}| &: 0 \Longrightarrow \operatorname{T}, (\operatorname{W}^{1}) \Longrightarrow \operatorname{L}^{k}, \ \oplus \sum_{i=0}^{9} \operatorname{W}_{i}^{1} \Longrightarrow \operatorname{P}_{\operatorname{BI}}[\operatorname{L}^{k}], \ \oplus \sum_{i=10}^{24} \operatorname{W}_{i}^{1} \Longrightarrow \operatorname{P}_{\operatorname{Ad}}[\operatorname{L}^{k}], \quad k=0,1 \\ & \wedge_{\operatorname{BI}} < \operatorname{\Gamma}^{\flat}, \ \wedge_{\operatorname{Ad}} < \operatorname{\Gamma}^{\flat} \\ & \operatorname{P}_{2}| : \wedge_{\operatorname{BI}} < \operatorname{\Gamma}^{\flat}, \ \wedge_{\operatorname{Ad}} < \operatorname{\Gamma}^{\flat} \\ & \operatorname{P}_{3}| : \\ & \operatorname{P}_{4}| : (\operatorname{D}) \Longrightarrow \operatorname{C} \\ & & |\operatorname{af}_{2} \operatorname{P}_{1}| : \\ & \downarrow \\ & \operatorname{P}_{4}| : \end{split}$$

This order transfers the contents of live register 1 (W^{1}) into memory location X. Its operation is the same as the "store" order.

34 Store Both X

$$\begin{split} |\operatorname{a'f}_{48} \operatorname{P}_{1}| &: 0 \Rightarrow \operatorname{T}, (\operatorname{W}^{1}) \Rightarrow \operatorname{L}^{k}, \ \oplus \sum_{i=0}^{9} \operatorname{W}_{i}^{1} \Rightarrow \operatorname{P}_{\operatorname{BI}}(\operatorname{L}^{k}], \ \oplus \sum_{i=10}^{24} \operatorname{W}_{i}^{1} \Rightarrow \operatorname{P}_{\operatorname{Ad}}(\operatorname{L}^{k}], \ k = 0, 4 \\ & \Lambda_{\operatorname{BI}} < \Gamma >, \ \Lambda_{\operatorname{Ad}} < \Gamma >, \ (\operatorname{C}^{2}) \Rightarrow \operatorname{D}, \ (\operatorname{D}) \Rightarrow \operatorname{Ad}[\operatorname{R}] \\ & \operatorname{P}_{2}| : \Lambda_{\operatorname{BI}} < \Gamma >, \ \Lambda_{\operatorname{Ad}} < \Gamma >, \ (\operatorname{D}) + 1 \Rightarrow \operatorname{D} \\ & \operatorname{P}_{3}| : \\ & \operatorname{P}_{4}| : (\operatorname{D}) \Rightarrow \operatorname{C} \\ & \overset{67}{=} \\ |\operatorname{a'f}_{49} \operatorname{P}_{1}| : (\operatorname{W}^{2}) \Rightarrow \operatorname{L}^{k}, \ \oplus \sum_{i=0}^{9} \operatorname{W}_{i}^{2} \Rightarrow \operatorname{P}_{\operatorname{BI}}[\operatorname{L}^{k}], \ \oplus \sum_{i=10}^{24} \operatorname{W}_{i}^{2} \Rightarrow \operatorname{P}_{\operatorname{Ad}}[\operatorname{L}^{k}], \quad k = 0, 1 \\ & \Lambda_{\operatorname{BI}} < \Gamma >, \ \Lambda_{\operatorname{Ad}} < \Gamma > \\ & \operatorname{P}_{2}| : \Lambda_{\operatorname{BI}} < \Gamma >, \ \Lambda_{\operatorname{Ad}} < \Gamma > \\ & \operatorname{P}_{3}| : \\ & \operatorname{P}_{4}| : (\operatorname{Ad}[\operatorname{R}]) \Rightarrow \operatorname{C} \end{split}$$

00

$$\begin{vmatrix} af_2P_1 \end{vmatrix} : \\ \begin{vmatrix} P_4 \end{vmatrix} :$$

In this order the contents of live registers 1 and 2 are stored in registers X and X + 1, respectively. The operation is similar to the previous order with two "store" type memory cycles. The program counter is used to advance the memory from X to X + 1 while the program address is stored in R.

35 Shift and Add X

In this order the number in A is transferred to B and the contents of memory register X are inserted in A.

36 Transfer on Busy Bit X

$$\begin{aligned} |\operatorname{a'f}_{50} P_1| &: 0 \Rightarrow T \\ P_2| &: \\ P_3| &: \\ P_4| &: BB'\{(D) \Rightarrow C\} + BB\{(D) \Rightarrow Ad[R]\} \\ &\underbrace{|\operatorname{af}_2 P_1|}_{P_4|} &: \end{aligned}$$

This is a branching order depending upon the state of BB, the busy bit. Its operation is identical to "transfer on negative". The function of the busy bit will be described below in connection with the "display" order.

37 Transfer on Overflow X

$$\begin{array}{c} |\operatorname{a'f}_{44} P_1| \, : \, 0 \Rightarrow T \\ \\ P_2| \, : \\ \\ P_3| \, : \\ \\ P_4| \, : \, A_{OF}' \{ (D) \Rightarrow C \} \, + \, A_{OF} \{ (D) \Rightarrow \operatorname{Ad}[R] \} \\ \\ |\operatorname{af}_2 P_1| \, : \\ \\ |\operatorname{P}_4| \, : \end{array}$$

This, again, is a branching order identical in operation to "transfer on negative" and "transfer on busy bit" with the decision based upon the state of A_{OF} , the overflow flip-flop.

40 Display X

$$\begin{aligned} |\operatorname{a'f}_{42} P_1| &: 0 \Rightarrow T \\ P_2| &: (\operatorname{N} \triangleleft P) \Rightarrow \operatorname{U}^X, (\operatorname{A}) \Rightarrow \operatorname{U}^Y \\ P_3| &: \\ P_4| &: (\operatorname{D}) \Rightarrow C \\ |\operatorname{af}_2 P_1| &: \\ &\downarrow \\ P_4| &: \end{aligned}$$

The "display" order causes a point to be displayed on the oscilloscope with abscissa given by the number in register X and ordinate by the number in A. U^X and U^Y are the horizontal and vertical deflection registers of the scope. Time of deflection is roughly $50\mu sec$.

Now referring to the transfers common to all cycles at the beginning of this section, we observe a pair of transfers during P_4 conditional on a function ν that is true for this and the five succeeding orders. All of these orders are concerned with terminal equipments that have operation times independent of the timing of the computer proper. The first transfer says that if ν is true, the state of the busy bit is transferred to Q. Thus if the busy bit is in the "one" state, signifying that one of the terminal devices is in use, the computer is halted. If the busy bit is in the "zero" state, the computer is started if it had previously been halted. The second transfer says that if ν is true and the busy bit is in the "zero" state, the busy bit is set to a "one". The busy bit is set to "zero" by one of the terminal devices when its operation is concluded.

Thus if, say two, consecutive "display" orders appear in a program, the computer will be halted at the end of the cycle during which the second order is taken from memory, and will restart in cycle 40 after the first display has been completed.

41 Display Word X

$$\begin{aligned} |\mathbf{a}^{!}\mathbf{f}_{52}\mathbf{P}_{1}| &: 0 \Rightarrow \mathbf{T} \\ \mathbf{P}_{2}| &: (\mathbf{N} \triangleleft \mathbf{T} >) \Rightarrow \mathbf{U}^{\mathbf{X}}, (\mathbf{A}) \Rightarrow \mathbf{U}^{\mathbf{y}}, (\mathbf{B}) \Rightarrow \mathbf{U}^{\mathbf{C}}, \mathbf{11}_{\mathbf{octal}} \Rightarrow \mathbf{U}^{\mathbf{S}} \\ \mathbf{P}_{3}| &: \\ \mathbf{P}_{4}| &: (\mathbf{D}) \Rightarrow \mathbf{C} \\ &|\mathbf{af}_{2}\mathbf{P}_{1}| &: \end{aligned}$$

During this order the octal content of the word in B is displayed at (x, y) given, respectively, by the contents of registers X and A. U^C is a register in the display unit holding the word to be displayed. U^S is step counter in the display unit.

The order takes about 300 µsec for execution and is under control of the busy bit.

42 Index Camera

$$\begin{array}{c} \left| \mathbf{a}^{!}\mathbf{f}_{53}\mathbf{P}_{1} \right| : 0 \Rightarrow \mathbf{T}, \text{ index camera} \\ & \mathbf{P}_{2} \right| : \\ & \mathbf{P}_{3} \right| : \\ & \mathbf{P}_{4} \right| : (\mathbf{D}) \Rightarrow \mathbf{C} \\ & \left| \mathbf{af}_{2}\mathbf{P}_{1} \right| : \\ & \mathbf{P}_{4} \right| : \end{array}$$

This order causes the film in the oscilloscope camera to be advanced one frame. The shutter is closed just before the film advance and opened after the film advance. It is under control of the busy bit.

43 Read-In from H

$$|\mathbf{a}^{\mathsf{f}}_{32}\mathbf{P}_{1}|:(\mathbf{H}) \Rightarrow \mathbf{H}[\mathbf{B}]$$

$$|\mathbf{P}_{2}|:$$

$$|\mathbf{P}_{3}|:$$

$$|\mathbf{P}_{4}|:$$

This order is still incomplete. A 6-bit word from the tape reader appears in H, whence it is transferred to bits 0 to 5 of B.

44 Punch

$$|\mathbf{a}^{\mathsf{I}}\mathbf{f}_{33}\mathbf{P}_{1}|:$$

$$|\mathbf{P}_{2}|:(\mathbf{H}[\mathbf{B}])\Rightarrow\mathbf{H}$$

$$|\mathbf{P}_{3}|:\mathbf{punch}$$

$$|\mathbf{P}_{4}|:$$

This order is incomplete. A word to be punched out on Flexowriter tape is transferred from H[B] to H and from there to the Flexowriter.

45 Print

$$|\mathbf{a}^{\mathsf{f}}_{34}\mathbf{P}_{4}|:$$
 $|\mathbf{P}_{2}|:(\mathbf{H}[\mathbf{B}])\Rightarrow\mathbf{H}$
 $|\mathbf{P}_{3}|:\mathbf{print}$
 $|\mathbf{P}_{4}|:$

This order is like the preceding one with a print command given to the Flexowriter. It is incomplete.

$$|a^{i}f_{54}P_{1}|: 0 \Rightarrow T, 0 \Rightarrow A, (A) \Rightarrow L^{j}, \quad j = 0, 1$$

$$\bigoplus_{D=0}^{9} A_{i} \Rightarrow P_{BI}[L^{j}], \bigoplus_{D=0}^{24} A_{i} \Rightarrow P_{Ad}[L^{j}], \Lambda_{BI} < \Gamma >, \Lambda_{Ad} < \Gamma >$$

$$P_{2}|: (N < \Gamma >) \Rightarrow R, \Lambda_{BI} < \Gamma >, \Lambda_{Ad} < \Gamma >$$

$$P_{3}|:$$

$$P_{4}|: (D) \Rightarrow C, (A) + (R) \Rightarrow A, \chi_{0}A_{0}^{i}R_{0}^{i} + \chi_{0}^{i}A_{0}R_{0} \Rightarrow A_{OF}$$

$$|af_{2}P_{1}|:$$

In this order the contents of the accumulator and register X are exchanged. The order is simply a combination of the orders "store X" and "clear and add X".

VI. THE CONTROL ORGANIZATION

The 39-bit code of the control-memory output register F defines singly the happenings that are part of the various f_j states. In addition to this control command, appropriate clock pulses during P_1, P_2, P_3 and P_4 intervals are needed to execute the command. To each network proper s_1, s_2, s_3 and s_4 pulses must be directed. It should be recalled that the various $f_j P_i$ statements imply that the indicated transfers take place by the end of a particular 3-µsec period. Each f_j produces a unique state in the 39-bit control register F, which holds this for 12µsec. After this time it may be repeated, depending upon the function λ . F is grouped in an 11-number code. The first six bits of the F-code make up a 6-bit order code for the next memory cycle, barring repetition of the present memory cycle. This number is designated as G[F]. The next six bits of F make up the first number; actually these are individual bits since there are only six configurations needed to be resolved. The next three bits of F make up octal number $O_1[F]$. The following three make up octal number $O_2[F]$. This continues up to $O_3[F]$.

Table III is a list of the representation used in the F-register and Table IV presents the control-memory representation code.

VII. CONSOLE CONTROL

Several modes of starting and stopping the computer and of inserting information into the computer are provided. Information may be read in via punched paper tape or manually with the aid of two front-panel toggle-switch registers one of which holds the word to be stored and the other, the address in memory at which it is to be stored. A separate start button is provided for each of these modes. Both read-in programs are stored in a fixed memory that forms part of the third memory bank $(\Gamma) = 2$.

Sixteen toggle-switch registers are provided on the front panel for general use. These also comprise a portion of the third memory bank (registers 20,000 to 20,017 octal). A start button is provided which takes the first instruction from the first toggle-switch register.

Provision is made to start the computer at a preselected address Y written into the program tape. The read-in program inserts the order "transfer to Y" into register 0 of the first core bank. The start button start program takes the first instruction from address 0.

A starting mode is available enabling one to start a program from some previous stopping point. This button is labeled "restart".

A program may be halted in one of three ways. First, the halt may be programmed. Second, depressing a halt button stops the program at its current point. Third, a toggle-switch panel register labeled "halt address" may be used to stop the program at the address in the register.

For test purposes, a program may be run one instruction at a time, one memory cycle at a time, or one pulse at a time.

A. Starting the Computer

We have indicated five different starting modes: (1) restart, (2) start program, (3) start at 20,000 (first toggle-switch register), (4) start tape read-in and (5) start manual read-in.

For the first starting mode, the assumption is made that the computer has been in operation and has been stopped for some reason. All that is necessary is to reset the start-stop flip-flop Q or $0 \Rightarrow Q$. For the other starting modes represented by start at X, the following sequence of events must occur:

$$X \Rightarrow C ; 0 \Rightarrow G$$

$$(Cm < G >) \Rightarrow F$$

$$0 \Rightarrow Q .$$

During the first interval, the proper starting address is inserted in the memory address register. Also G is cleared, selecting the control word represented by f_2 which denotes an instruction read-in only. After this control word has been transferred to F, Q is cleared and the program begins. The address X is for mode 2, register 0; for mode 3, register 20,000; for mode 4, register 20,040; for mode 5, register 20,021.

B. Manual Read-In

The manual read-in program is given below.

20,021	Index (A)	377
20,022	Transfer to	20,024
20,023	Halt	_
20,024	Clear and add	20,020
20,025	Store (A) in	_
20,026	Transfer on index to (1A)	20,023

Registers 20,021 to 20,024 and 20,026 are in the fixed memory. Register 20,020 is the front toggle-switch register in which the word to be read in is stored. Register 20,025 is a hybrid front-panel register. The address part is in toggle switches; the index and instruction parts are wired in. Ad[20,025] is the register that contains the address into which (20,020) is stored. Registers 20,020 and Ad[20,025] may be converted from toggle switches to a keyboard without affecting the rest of the computer.

C. Stopping

To stop the computer during operation, the halt button is depressed, which inserts a "1" into Q. To stop at a specified address, this address is set up on the front-panel, halt-address, toggle-switch register which we label HA. A switch is provided with this register which determines whether or not the computer is to stop at the indicated address. We define a proposition SW_H that is true if this switch is in the state requiring the computer to stop at the address in HA. Then we have

$$|\operatorname{af}_{j} P_{4}| : \operatorname{SW}_{H} \{ (\operatorname{HA}) = (\operatorname{C}^{2}) \} \ 1 \Rightarrow \operatorname{J}_{2} + \operatorname{SW}_{H} \{ (\operatorname{HA}) \neq (\operatorname{C}^{2}) \} \ 0 \Rightarrow \operatorname{J}_{2} \ ; \ (\operatorname{J}_{2}) \Rightarrow \operatorname{Q}$$

During all instruction read-in cycles (a = 1) at P_4 , if there is match between the contents of HA and those of C^2 , a flip-flop J_2 is set. Then during the next cycle with a = 1, the computer is stopped and J_2 is reset.

To run the computer one instruction at a time, a switch is thrown making a function SW_1 true. Then $|af_jP_4|:SW_1\Rightarrow Q.$

To run the computer one memory cycle at a time, another switch is thrown making a function SW_C true. Then $|f_jP_4|:SW_C\Rightarrow Q$.

ACKNOWLEDGMENT

The authors are grateful to the following members of Group 24 for their suggestions and criticisms: B. Jensen, J. Henry, F. Nagy, E.W. Bivans, J.S. Arthur, F.G. Popp, R.E. McMahon, F.L. McNamara and R.H. Baker.

			TABLE III F-REGISTER REPRESENTATION
		<u>,</u>	Individual Bits F ₇ — F ₁₂
1	F ₁₂	P ₁	$(C^2) \Rightarrow D$
	12	•	$(D) + 1 \Longrightarrow D$
			$\{(G) = 37\}^{I} SW_{OF}^{I} \{(A_{OF}) = >_{Q}^{OF \ alarm \ FF}\}, \{(G) = 37\}^{I} \{0 \Rightarrow A_{OF}\}$
		P ₄	$\mu(Ad[N<\Gamma>]) + \mu^{1}\{(Ad[N<\Gamma>]) + (5\langle B[N<\Gamma>]\rangle)\} \Longrightarrow C$
		•	$\mu^{I}(R) + \mu(N < \Gamma >) \Longrightarrow R$, $0 \Longrightarrow E$
2	F ₁₁	P ₂	$(N < T >) \Longrightarrow R$
4	F ₁₀	P ₄	(D) => C
10	F ₉	P ₁	0 => T
20	F ₈	P ₁	0 ⇒ A
40	F ₇	P ₄	24 _{octal} => T
			<u>O₁[F]</u>
1		P ₁	$(Ad[R]) \Longrightarrow Ad[L^{j}] ; \bigoplus_{i=1}^{24} R_{i} \Longrightarrow P_{Ad}[L^{j}]$
		$P_1 - P_4$	$\sqrt{^{Aq}}$ <1.>
2			$(W^1) \Rightarrow L^j, \oplus \stackrel{9}{\underset{0}{\Sigma}} W_i^1 \Rightarrow P_{BI}[L^j], \oplus \stackrel{24}{\underset{10}{\Sigma}} W_i^1 \Rightarrow P_{Ad}[L^j]$
		$P_1 - P_4$	^Ad <t> 24 :</t>
3			$(D) \Rightarrow Ad[L^{j}] ; \oplus \sum_{10}^{24} D_{i} \Rightarrow P_{Ad}[L^{j}]$
		$P_1 - P_4$	
		*	$(Ad[R]) \Rightarrow C$
4		•	$\{(T) = 0\}^{1} \{(T) - 1 \Rightarrow T\}$
5		P ₁	$(A) \Rightarrow L^{j}, \oplus \overset{9}{\overset{5}{{\Sigma}}} A_{i} \Rightarrow P_{BI}[L^{j}], \oplus \overset{24}{\overset{5}{{\Sigma}}} A_{i} \Rightarrow P_{Ad}[L^{j}]$
		$P_1 - P_4$	Λ _{Δ.4} <Γ>
6		P ₁	$(W^2) \Rightarrow L^j ; \oplus \sum_{0}^{9} W_i^2 \Rightarrow P_{BI}[L^j], \oplus \sum_{10}^{24} W_i^2 \Rightarrow P_{Ad}[L^j]$
		$P_1 - P_4$	Λ_{Ad} < Γ >
		P ₄	$(Ad[R]) \Longrightarrow C$
7			

TABLE III (Continued)							
		<u>O</u> ₂ [F]					
1	P ₄	$0 \Longrightarrow B$					
2	P_2	$0 \Rightarrow B, (A_0) \Rightarrow E$					
3	P ₁	$1 \Rightarrow \text{camera, SW}_{c}^{i} \text{ {no film}} \Rightarrow \text{Q}$					
4	P ₃	$\{A_o \oplus R_o\}^{\dagger} \{(A) - (R)\} + \{A_o \oplus R_o\} \{(A) + (R)\} \Rightarrow A$					
	P_{4}	$B_{o}(\overline{A}) + B_{o}^{s}(A) \Longrightarrow A$					
5	P ₁	$(D) \Rightarrow Ad[R], (C^2) \Rightarrow D$					
	P_2	$(D) + 1 \Longrightarrow D$					
6							
7							
		<u>O</u> ₃ [F]					
1	P_{1}	$(A_n) \Rightarrow B_{n-1} ; 0 \Rightarrow B_{24} ; (A_o) \Rightarrow {}_{square-root\ alarm\ FF}^{Q}$					
	P ₂	$(A,B) \Longrightarrow ShI A,B, 0 \Longrightarrow R$					
	P ₃	$(A,B) \Rightarrow ShI A,B, (A24 + Bo) \Rightarrow R24$					
	P ₄	$(R_{24}) \Rightarrow D_{24}; 0 \Rightarrow D; \overline{D}_{24}; ((A) - (R), B) \Rightarrow ShIA, B; 32_{octal} \Rightarrow T$					
2	P ₁	$(A,B) \Rightarrow ShI A,B ; (D_n) \Rightarrow R_{n-2}, 1 \Rightarrow R_{24}$					
	P_2	$(A) - (R) \Longrightarrow A$					
	P ₃	(D) \Rightarrow ShI D, $(A_0^{\bullet}) \Rightarrow$ D ₂₄ , $A_0((A) + (R), B) + A_0^{\bullet}(A, B) \Rightarrow$ ShI A, B					
3	P ₄	$A_{o}^{t} \{(D) \Longrightarrow C\} + A_{o}\{(D) \Longrightarrow Ad[R]\}$					
4	P ₁	$(D) \Rightarrow Ad[R]$					
5	P ₁	$(Ad[R]) \Rightarrow V < B[R] >$, $0 \Rightarrow S < B[R] >$					
6	P ₃	$0 \Rightarrow R ; \overline{R}_{24}, (B_o) \Rightarrow R_{24}$					
7							

		TABLE III (Continued)
		0 ₄ [F]
1	P ₁	$(T) - 1 \Rightarrow T$
2	P	$(D_n) \Longrightarrow B_{n-1}$
3	P ₁	$(H) \Rightarrow H[B]$
4	P ₄	$ \left\{ \begin{bmatrix} 24 \\ \Pi \\ 0 \end{bmatrix} A_i^{!} \right\} \left\{ (D) + 1 \right\} + \left\{ \begin{bmatrix} 24 \\ \Pi \\ 0 \end{bmatrix} A_i^{!} \right\} (D) \Longrightarrow D ; $
		$SW_i \left\{ \begin{bmatrix} 24 \\ 1 \\ 0 \end{bmatrix} A_i^i \right\}' \left\{ 1 \Longrightarrow_{id \text{ alarm } FF}^Q \right\}$
5	P ₂	$(H[B]) \Longrightarrow H$
6	$P_1 - P_4$	^ _{BI} <t></t>
7		O ₅ [F]
1	P ₄	$(A) - (R) \Longrightarrow A, \chi_o A_o^i R_o + \chi_o^i A_o R_o^i \Longrightarrow A_{OF}$
2	P ₄	$(A) + (R) \Longrightarrow A, \chi_{o} A_{o}^{\dagger} R_{o}^{\dagger} + \chi_{o}^{\dagger} A_{o} R_{o} \Longrightarrow A_{OF}$
3	P ₄	$A_{OF}^{I}\{(D) \Longrightarrow C\} + A_{OF}\{(D) \Longrightarrow Ad[R]\} ; 0 \Longrightarrow A_{OF}$
4	P ₄	$BB'\{(D) \Longrightarrow C\} + BB\{(D) \Longrightarrow Ad[R]\}$
5	P ₁	$(S < B[R] >) + 1 \Longrightarrow S < B[R] >$
	P ₂	$R_{o}(S < B[R] >) + R_{o}^{o}\{(S < B[R] >) + 1\} \Longrightarrow S < B[R] >$
	P ₄	$\{(S < B[R] >) = (V < B[R] >)\} \{(D) \Longrightarrow C\}$
6		
_ 7		<u> </u>

		TABLE III (Continued)
	-	<u>Ο_δ[F]</u>
1	P ₁	0 ⇒ D
	P ₄	60 _{octal} ⇒ T
2	P ₄	$A_{o}^{s}\{(A) + (R)\} + A_{o}(A) \Longrightarrow A$
3	P ₄	$(B_n) \Rightarrow A_{n+1}, (A_o) \Rightarrow A_o$
4	P ₃	$(A) - (R) \Longrightarrow A$
5	P ₃	print
6	P ₃	punch
7		
		<u>0</u> ₇ [F]
1	$P_2 - P_4$	$\{A_o \oplus A_i\}' \{(D) + 1\} \Rightarrow D, \Sigma_i$
2	$P_{1} - P_{4}$	11
3	P ₃	$(A_k R_k) \Longrightarrow A_k k = 0, 124$
4	P ₁	(A) ⇒ B
5	**	1 ⇒ Q
6	P ₂	$(B) \Rightarrow U^{c}, 11_{\text{octal}} \Rightarrow U^{s}$
7		

		TABLE III (Continued)
		O ₈ [F]
1	P ₂	$(N<\Gamma>) \Rightarrow U^{x}, (A) \Rightarrow U^{y}$
2	$P_1 - P_4$	$\{(T) = 0\}^{\dagger} \left\{ \Sigma_{1}, \left\{ A_{0} \oplus A_{1} \right\} \left\{ 1 \Longrightarrow A_{OF} \right\} \right\}$
3	$P_1 - P_4$	$\{(T) = 0\}^{I} \ \Sigma_{r}$
4	$P_1 - P_4$	$\{(T) = 0\}^{\bullet} \psi_{\parallel}$
5	P ₁ - P ₄	$\{(T) = 0\}^* \psi_r$
6		
7		Ť
		<u>0</u> 9[F]
1	$P_3 - P_4$	×
2	$P_1 - P_4$	×
3	$P_1 - P_2$	
	P ₃	$Y, (R_0) \Longrightarrow E$
	P ₄	$\{A_0B_{24}E\}\ \{1 \Longrightarrow_{M-D \text{ alarm FF}}^{Q}$
4	P ₃	z _A
	P ₄	$Z : \{E \oplus (B_{24} + R_o \Pi A_i^!)\}' \mid \Rightarrow^Q_{\text{divide alarm FF}}$
5	$P_1 - P_4$	
6	$P_1 - P_2$	z
	P ₃	Z_{B} , $(B_{n}) \Rightarrow A_{n-1}$, $0 \Rightarrow R; \overline{R}_{24}$, $(R_{o}) \Rightarrow R_{24}$
	P ₄	$R_{24}^{*}(\overline{A}) + R_{24}^{*}\{(A) + (R)\} \Rightarrow A$

TABLE IV CONTROL-MEMORY CODE													
Code	Order	f No.	G[F]	F ₇ - F ₁₂	O ₁ [F]	O ₂ [F]	O ₃ (F)	0 ₄ [F]	O ₅ [F]	O ₆ [F]	0 ₇ [F]	O ₈ [F]	0,1
01	Add X	1		16					2				
02	Subtract X	3		16					1				
03	Clear and add X	4		36					2				
04	Clear and subtract X	5	1	36					1				
05	Multiply nonroundoff X	6	50	76		İ		ľ			4		1
06	Multiply roundoff X	8	60	76							4	1	1
07	Multiply and shift X	≈ 6	70	76							4		1
10	Divide X	10	52	56		2							4
11	Square root	38	55	34			1						
12	Subtract magnitudes X	13	54	16		4					4		
13	Extract X	15		16							3	İ	l
14	Identify X	16	62	12				4		4			İ
15	Shift left n	17		4	4					,		2	ł
16	Shift right n	18	1	4	4	1						3	
17	Cycle left n	19		4	4					İ		4	
20	Cycle right n	20		4	4							5	
21	Scale factor X	21	64	10			4			1	1		
22	Stare X	24	,	14	5			6				1	
23	Replace address X	25		14	5			-				1	
24	Transfer X	26		1			4			1		1	
	Transfer negative X	27	1	10			3					1	
25	-	28		10			1		5			1	İ
26	Transfer index X	30		14			5		•				
27	Index n	1			1								
30	Return from X	29		14	'						5		
31	Halt	31		14		2					"		
32	Clear B	36		14		'		6					
33	Store ane X	47		14	2 2			6		l			
34	Store bath X	48	67	14	2	5		°	2		4		
35	Shift and add X	51		36	ł	}				1	7		
36	Transfer busy bit X	50		10					3			1	
37	Transfer averflaw X	44		10		1			3			١,	
40	Display X	42		14			İ				,	1	
41	Display ward X	52	1	14					1		6	1	
42	Index camera	53		14		3							
43	Read-in from H	32						3			İ		
44	Punch	33			1	İ		5		6		1	
45	Print	34					1	5		5			
46												İ	
47			1										
50		7	51		4								2
51		8		1									3
52		11	53		4								5
53		12		1	1	1							6
54		14		1	1		6		2		1		
55		39	57				2	1		}	1		
56													
57		41		21		1		2		3			
60		7	61		4				1			1	2
		9	1	1	1	1	6			2	i	1	3
61 62		35		4		1							
63				'						1			
		22	65	1	4			1		1	2		
64		23	0.5	10	3	1	1						
65		23		10	"	1			1				
66		40			6			6					
67		49 §	71		4		1	"				1	2
70			71	,	1 *	,				3			3
71		37		1		1				"			1
72										1			1
73]				1					
74]			1
75													1
								1			1	1	1
76 77	Exchange X	54		36	5	ļ		6	2		1		